Design for Test
Coming soonMake every manufactured chip testable.
This course is being prepared. Start with Digital Design, which is live now, or practise on the Verilog problems.
What it will cover
- Fault models
- Scan
- ATPG
- Compression
- MBIST
- Boundary scan and JTAG