RTL and SystemVerilog
Coming soonCode that synthesizes the way you intended.
This course is being prepared. Start with Digital Design, which is live now, or practise on the Verilog problems.
What it will cover
- SystemVerilog for design
- Interfaces and packages
- Lint
- Reset architecture
- CDC methodology
- Low-power intent (UPF)