Coming soonLogic Synthesis and STA
Coming soonHow RTL becomes gates that meet timing.
This course is being prepared. Start with Digital Design, which is live now, or practise on the Verilog problems.
What it will cover
- Synthesis flow
- Liberty libraries
- Constraints
- Timing paths
- OCV
- Multi-corner analysis
- Timing closure